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1. INTRODUCTION
Digital video processing is explored in this thesis through the 
development of a Digital Video System (DYS) to be used in a learning 
environment such as the Advanced Digital Systems Laboratory 
(ADSL). The advantages of using a digital system as opposed to an 
analog system are significant. Any analog video effect can be 
programmed into the DYS, but video effects not possible in an analog 
system are possible with the DYS. These video effects include those 
that would require. in the analog system, generation of parts of the 
image that have not been received. For example, a mirror effect 
cannot be achieved using purely analog equipment because the end 
of the line must be written at the beginning and vice versa. A digital 
system stores these data and can move them around quite easily. 
thus realizing video effects· not possible with conventional analog 
equipment. 
The DYS has three control modules: the analog-to-digital 
(AfD), the microprocessor, and the digital-to-analog (D/A). The A(D 
operates on a standard National Television System Committee (NTSC) 
video signal and digitizes it at the system clock frequency. The A(D 
module has a data compression circuit which concatenates two 8-bit 
bytes into one 16-bit word. An addressing circuit on this module 
provides a unique address for the 16-bit words. The microprocessor 
module is built around the TMS320C25 digital signal processor, 
which is designed to operate on 16-bit data and to execute at very 
fast speeds. The DIA module operates in reverse of the A(D module. 
An addressing circuit is used to locate a 16-bit word. The word is 
, decompressed to two 8-bit bytes and then sent to the 
digital-to-analog converter. The analog output goes through some 
analog circuitry to "clean up" the signal. 
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The three control modules operate on three individual memory 
units. Any control module can be connected to any memory unit via 
the path controller module. A simple state machine on the path 
controller connects each module to a memory unit. For example, if
the A/D writes to unit #1, the microprocessor would operate on unit 
#2, and the D/A would read from unit #3. The memory units are 
designed to hold one field of data which occurs every l/60th of a 
second. The path controller's state machine is clocked by the new 
field signal. Therefore, every l/60th of a second, each module is 
connected to the next memory unit. In our example, the A(D would 
write to unit #2, the microprocessor would operate on unit #3, and 
the D/A would read from unit #1, and so on. The system block 
diagram is shown in Figure I. I (All figures appear at end of 
Chapters.) 
This paragraph is written to give the reader a brief and general 
understanding of a black and white composite video signal and how 
picture data are encoded in the signal. The picture is a frame of data, 
one frame contains two fields totalling 525 lines, and each line 
contains the luminance and sync signals for that line. A picture is 
formed by deflecting a beam of electrons to focus at a point on a 
phosphor-coated screen. That point is illuminated proportional to 
the intensity of the beam. The electrons are aimed by a magnetic 
field which can deflect the beam vertically and horizontally. The 
screen is horizontally scanned from left to right and vertically 
scanned from top to bottom (as seen by the user). The video signal 
contains all the data needed to make a picture. Each line of data 1s 
separated by a horizontal sync pulse, which causes the beam of 
electrons to be reset to the left-hand side of the screen one line 
lower than the previous line. When one field of data is scanned, the 
video signal contains a vertical retrace, which resets the beam of 
electrons to the top of the screen. A horizontal retrace occurs at a 
rate of 15.75 kHz .and the vertical retrace occurs at a rate of 60 Hz 
(see Figure 1.2). The DVS works on fields; therefore. all the 
hardware is specifically designed to operate on a field of data. 
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The overview presented in this chapter is enough to obtain a 
general idea of the requirements of the Digital Video System. This 
thesis now focuses on the design of the DVS and how it manipulates a 
video signal, both in the analog and the digital domains. 
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Figure 1.1 Block Diagram 
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Figure 1.2 Composite Video Signal 
2. HARDWARE
2.1 Analog-to-Digital Module 
2.1.1 Design procedure 
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The analog-to-digital module receives an NTSC video signal and 
taps off two pieces of data. The signal is processed for the 
analog-to-digital converter and is also sent through a circuit. which 
detects the vertical retrace signal that provides the page swapping of 
the separate fields. 
The analog-to-digital converter produces 8-bit bytes of data 
and the DVS is designed to operate on 16-bit words. Therefore, the 
AID module contains a data compression circuit which combines two 
8-bit bytes into one 16-bit word. The first byte from the
analog-to-digital converter is latched in an 8-bit latch; the second
byte is then "stacked-up" with the first byte. A new 16-bit word is
ready every other falling edge of the system clock, corresponding to
a new address for every other falling edge.
The addressing circuit is run by a divide-by-two of the system 
clock (/2). The DVS works on 16-bit words which are available at 
every other edge of the system clock. A T flip-flop is clocked by the 
system clock to produce the /2 signal. Each rising edge of the /2 
clock increases the address by one. The addressing circuit addresses 
a total of 64K locations; therefore, a 16-bit counter is used. The 
vertical retrace signal clears these counters to zero in preparation for 
the next field of data. 
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2.1.2 Design details 
The preconversion analog processing consists of a Harris 
HA-2541 wide-band operational amplifier. The HA-2541 has a 40 
MHz unity gain bandwidth and a 4.0 MHz power bandwidth which 
make it suitable for video amplifiers [!]. The NTSC video signal has 
to be preprocessed for the analog-to-digital converter, which is a 
TRW chip, the TDC!048. The TDC!048 is a TTL compatible, 
twenty-megasample-per-second full-parallel (flash) analog-to-digital 
converter. An analog signal must be between +0.1 V and -2.1 V to be 
converted; any signal exceeding this range will destroy the chip. The 
output can be in straight binary or two's complement, in either the 
true or inverted sense [2]. 
The TRW design notes [3] utilize the HA-2539. However, this 
circuit was originally tried and then discarded due to improper 
operation. The input video signal is about 2 V peak to peak centered 
about zero. The TRW chip needs a signal between 0.0 V and -2.0 V 
where 0.0 V corresponds to 00000000 binary and -2.0 V 
corresponds to 11111111 binary (true straight binary). Therefore, 
the analog signal must be inverted and offset; also some gain must be 
available for maximum resolution. (The circuit is shown in Figure 
2.1). The HA-2541 is stable for unity gain. A total gain between 0.9 
and 2 is desjred; thus, an inverting configuration of adjustable range 
is fed through a divide-by-three circuit. The range can be adjusted 
to obtain a full 2 V peak-to-peak signal at the TDCI048. An offset 
circuit adds a negative de offset to the inverted amplified composite 
video. 
The NTSC video is also sent to an LM!881 Video Sync Separator 
which extracts timing data from the video signal. The only signal of 
interest to the DYS is the vertical retrace sync output. This signal is 
normally high until a vertical retrace signal is detected. A vertical 
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retrace occurs every 60th of a second between fields of video data. 
The signal goes low for 230 µs at vertical retrace; this resets all 
counters and adQressing circuits, clocks the path controller module to 
switch communication, and tells the processor that a new field is 
available. The LMI 881 requires minimal external support circuitry. 
A 680-ohm resistor and a 510-pF capacitor are used as a low-pass 
filter to attenuate any subcarrier content in the signal while allowing 
all sync pulses to pass freely. Since this circuit is only interested in 
the sync pulses, the higher frequency data are not needed. A 
capacitor (0.1 µF) is used to block any de components. There is a 
parallel RC circuit on pin 6 of the LM1881 which adjusts an 
integrater threshold; the values shown are recommended for NTSC 
video [4]. The LMI881 circuit is shown in Figure 2.2. 
There are two small analog circuits also on the A{D 
The first is the reference voltage adjust for the TDC1048. 
module. 
The 
reference voltage sets the lower limit of the analog signal (this value 
must be between -1.7 V and -2.1 V). The second circuit provides the 
-5 V supply. (The power supply for the DYS has +5 V, +12 V, and
-12 V. An MC7905 negative 5 V voltage regulator is used with the
-12 V supply to provide a -5 V source for the reference circuit and
the TDC 1048.)
The output from the TDC1048 is an 8-bit value which goes to a 
data compression circuit (Figure 2.3). The data compression circuit 
consists of two 74F573 transparent octal latches, a 74F112 JK 
flip-flop, and a 74LS123 monostable multivibrator. 
is fed into a T flip-flop; this produces the /2 clock. 
The system clock 
A /2 clock and a 
/2 inverted clock trigger the 'LS123 to produce two short positive 
pulses. One pulse triggers one of the 'F573s, which latches 
on a positive level; the second pulse triggers the other 'F573 and 
occurs _after the second data byte is available. The data are ready 
from the TDC1048 15 ns after the rising edge of the system clock. 
The latch pulses are driven by the falling edges of the system clock 
allowing plenty of setup time (see Figure 2.4). 
The final circuit on the A{D module is the addressing circuit. 
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This circuit provides a unique address for each data word from the 
compression circuit. The addressing circuit consists of four 74F161 
4-bit counters wired in a 16-bit counter configuration. The counters
are clocked by the /2 clock and are incremented every rising edge.
The counters are all reset to 0000 on the vertical retrace signal. The
field data are stored starting with address 0000 up to ( /2 clock
rate)*l/60. The total address space available is 64K, which limits the
maximum clock rate of the system. The entire A/D module circuit is
shown in Figure 2.5.
2.2 Storage Units 
There are three storage units used in the DVS. Each storage 
unit is a 64K by 16-bit configuration, made up of sixteen 64K by 
!-bit Toshiba TC5562 static random access memories (RAMs). The 
three units are identical and can be interchanged. There are a 
separate 16-bit address bus and a 16-bit data bus on each unit. The 
Toshiba memories were selected for their fast speeds and relatively 
low power requirements. The maximum access time is 45 ns and the 
maximum operating current is 100 mA [5]. The storage unit 
schematic is shown in Figure 2.6. 
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2.3 Path Controller Module 
2.3.l Design procedure 
The path controller provides the connections between the 
control modules and the storage units. There are three control 
modules all with a unique 16-bit address bus and a 16-bit data bus. 
Each control module needs to be connected to each of the three 
storage units. A read/write line is also needed to provide the 
direction of data transfer. The path controller uses a simple state 
machine to control the address and data paths. A mod-3 counter 
realized using JK flip-flops is decoded to provide three control lines. 
Only one control line is active (active low) at one time. These control 
lines are used to enable the outputs of the proper latches. The 
mod-3 counter output is also used to select the proper read/write 
signal to the storage units. 
2.3 .2 Design details 
A combination of 74F573 octal tristate latches and 74F623 
octal tristate bidirectional latches is used to realize the path 
controller. The AID module is always writing data into storage; 
therefore, four 'F573s (two for address bus, two for data bus) are 
used for each storage unit. Only one set of four will be enabled at 
one time, allowing the A/0 module to write to only one storage unit. 
The D/A module always reads data from storage; therefore, a 
combination of both types of latches is used. Two F573 latches are 
used for the address lines with two F623 latches used for the data 
lines. There is a group of four latches for each storage unit dedicated 
to the D/A module and only one group is enabled at any one time. 
The microprocessor module can move data in either direction; 
therefore, the requirements are two F573s for the address bus with 
two F623s for the data bus plus some extra control logic to control 
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data flow direction for each storage unit. One set of latches will be 
enabled for each storage unit at all times, but only one set will be 
enabled for each control module. Therefore, each control module is 
connected to one unique storage unit at any one time. 
The 'F623 latches have two enable inputs, OBA and GAB. The 
function table is shown in Figure 2.7. The 'F623 is controlled by the 
read/write line from the microprocessor module and the select line 
from the mod-3 counter. The logic controlling the 7 4F623 latches is 
shown in Figure 2.8. When the microprocessor module is not 
selected ( select = H), the logic sets OBA to H and GAB to L, thus, 
setting the outputs in a high impedance state. When the 
microprocessor module is selected ( select = L), the read/write line 
controls the data flow direction. 
A 74F153 four-input multiplexer is 
read/write direction for each storage unit. 
used to select the correct 
The output of the mod-3 
counter is used to multiplex the three possible choices to the storage. 
The inputs to the multiplexer are: always low corresponding to the 
always write condition of the A/D, always high corresponding to the 
always read condition of the D/A, or equal to the read/write line 
from the microprocessor module which can be either high or low. 
The multiplexer connects the line which corresponds to the module 
currently connected to that storage unit. 
The path controller is a large board with numerous chips. For 
each module there are four chips per storage unit. Therefore, we 
have nine sets of four chips, plus three multiplexers, one dual JK flip­
flop, one decoder, two NOR gates, one inverter, and a buffer for a 
total of 45 chips. Also, six 34-pin connectors are mounted around 
the edge of the board to round out the path controller. The entire 
circuit is shown in Figures 2.9 to 2.11. 
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2.4 Microprocessor Module 
2.4.1 Design procedure 
The microprocessor module consists of a download circuit, a 
slow memory, a fast memory, and latch circuitry. The download 
circuit moves the program code from slow non-volatile EPRO-Ms to 
faster volatile RAMs. The processor waits for the download to 
complete the transfer on power up, then accesses the fast RAM for 
the program instructions. The latches are used to hold data destined 
to off-chip locations and also to act as a buffer. The processor uses 
the storage units as data memory. but also has its own ROM and RAM 
on board. The following chapters describe the processor architecture 
used in the microprocessor module. 
2.4.2 The TMS320C25 overview 
The microprocessor module is controlled by a Texas 
Instrument's TMS320C25 digital signal processor. This processor is 
the heart of the DVS. The TMS320C25 is part of the TMS320 family, 
which uses a modified Harvard architecture for added speed and 
flexibility. In a strict Harvard architecture. the program memory 
and data memory lie in two separate spaces permitting full overlap 
of instruction fetch and execution. The TMS320 family allows 
transfers between the program and data space, thereby increasing 
the flexibility and maximizing the processing power by maintaining 
two separate busses. Coupled with the Harvard architecture, 
pipelining is used to reduce the instruction cycle time and increase 
the throughput of the processor. The pipeline can be two to four 
levels deep, depending on the TMS320 processor used. The 
TMS320C25 has a three-level pipeline. The TMS320 family 
implements a dedicated 16x16 bit hardware multiplier. This 
hardware can produce a 32-bit result in one cycle. The hardware 
multiplier joined with special DSP instructions, such as DMOV ( data 
move) and RPT (repeat), speeds up the processing rate. 
I 3 
The TMS320C25 is fabricated in 1.8-µm CMOS technology and is 
a pin-compatible CMOS version of the TMS32020, but with an 
instruction cycle time twice as fast. The TMS320C25 also has 
additional software and hardware features. The instruction set is a 
superset of the TMS32010 and the TMS32020. The TMS320C25 is 
source code compatible with all the TMS320 family introduced 
previously and it is object code compatible with the TMS32020. 
2.4.2.1 Pipelining 
The TMS320C25 has a three-level instruction pipeline: fetch, 
decode, and execute. The pipeline is invisible to the user except 
during a branch. The pipeline must be purged and refilled on a 
branch. There are two large on-chip RAM blocks (see Figure 2.12). 
One block of RAM can be configured as program memory to allow 
critical parts of the program to be loaded in for maximum efficiency. 
There is a directly addressable off-chip 64K data memory address 
space, also an on-chip 4K ROM program memory. The remainder of 
the 64K program memory is located off-chip. The TMS320C25 also 
has an on board hardware timer and serial port [6]. 
2.4.2.2 Computational unit 
The TMS320C25 has a central arithmetic logic unit (CALU) 
which contains a 16xl6-bit parallel multiplier, a 16-bit barrel 
shifter, a 32-bit ALU, and a 32-bit accumulator. The barrel shift 1s 
done as part of an instruction and does not require additional cycles. 
Shifting can occur to data as it is operated on; also the accumulator 
can be shifted independently. The 32-bit ALU can perform many 
arithmetic and logical functions. An overflow mode permits the 
accumulator to be loaded with the most positive or most negative 
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number. A carry bit is provided to the accumulator allowing larger 
bit length algorithms to be feasible. 
2.4.2.3 Registers 
The TMS320C25 has a register file containing eight auxiliary 
registers that can be used for indirect addressing or temporary 
storage. These registers, ARO-AR 7, can be directly addressed by an 
instruction or indirectly addressed by the auxiliary register pointer 
(ARP). The auxiliary registers and the ARP can be loaded from data 
memory or by an immediate operand in an instruction. These 
registers can also be stored in memory. The auxiliary register file is 
connected to the auxiliary register arithmetic unit (ARAU) as shown 
in Figure 2.13. The ARAU can autoindex the current auxiliary 
register while data memory is being accessed. The current auxiliary 
register can be indexed by +I, -1 or by the contents of ARO. The 
ARAU can serve as an additional ALU since the auxiliary register file 
can communicate directly with data memory. The ARAU uses 16-bit 
unsigned arithmetic, while the CALU implements a 32-bit two's 
complement arithmetic [7]. 
2.4.2.4 Specialized hardware 
There are four basic arithmetic processing 
the accumulator, the multiplier and the shifters. 
elements: the ALU, 
The TMS320C25 
utilizes a two's complement throughout the arithmetic unit. The ALU 
operates on a 32-bit word and can add, subtract, and perform logical 
operations. The accumulator is also 32 bits wide. The accumulator 1s 
broken up into upper and lower words. Software is provided to 
allow storing of either the high-order or low-order word. The 
hardware multiplier has three distinct parts: the T register, the P 
register, and the multiplier logic. The T register stores the 16-bit 
multiplicand and the P register stores the 32-bit product. The 
multiplier performs both signed and unsigned arithmetic. The 
multiplier is loaded with both operands at each cycle via the 
program and data buses. The program bus can supply data from 
internal or external memory. An unsigned multiply (MPUY) can 
allow extended precision multiplication. There are two shifters 
available: a parallel and a barrel. The parallel shifter can left shift 
one to four bits and also right shift six bits while the barrel shifter 
does a left-shift of O to 16 bits on data entering the ALU [8]. 
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The TMS320C25 has special hardware to allow control of 
operations. A memory mapped 16-bit timer (TIM) register is 
continuously clocked by CLKOUTl. A timer interrupt (TINT) is 
generated when the timer decrements to zero (16-bit down counter). 
The timer is reloaded from the period register (PRD) within the first 
cycle after reaching zero. This timer can be used to create regular 
interval interrupts. A repeat counter (RPTC) is used to repeat an 
instruction up to 256 times. The RPTC is loaded with a data memory 
value or an immediate value. Instructions that are normally 
multicycle are pipelined when' the repeat feature is used and 
effectively become single-cycle instructions. There are also three 
external maskable user interrupts: INT2, INT!, and INTO. 
2.4.2.5 Input/output 
The TMS320C25 has both serial and parallel I/0. The on-chip 
serial port allows communication with serial devices. The port has 
two memory-mapped registers: a data transmit register and a data 
receive register. The port can be operated in an 8-bit or 16-bit 
mode. The transmit framing sync pulse can be generated internally 
or externally. There exists sixteen input and sixteen output ports. 
These ports provide a full 16-bit parallel l/0 interface via the 
processor's bus. The TMS320C25 treats I/0 the same way it treats 
memory. There are three separate address spaces: program 
memory, data memory, and I/0 space. 
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2.4.2.6 Instructions 
A majority of the TMS320C25 instructions (97 out of 133) are 
executed in a single instruction cycle. Of the 36 instructions that 
require additional cycles of execution, 21 involve branches. call and 
returns which break the pipeline. Seven more are two-word long 
instructions and the remaining eight support 1/0 operations and data 
transfer. These final eight do become single-cycle instructions when 
using the repeat command [9]. 
Three memory addressing modes are available: direct, indirect, 
and immediate addressing. Immediate addressing uses the contents 
of the memory addressed by the program counter. Direct addressing 
uses seven bits from the instruction word and nine bits from the 
data memory page pointer (DP) to form the 16-bit address. Indirect 
addressing utilizes the auxiliary registers (ARO-AR?). 
2.4.3 Design details 
The TMS320C25 1s a powerful microprocessor, but some 
external support circuitry is required. The microprocessor module 
uses four 74LS161 counters in a 16-bit counter configuration. The 
counters are clocked by an LM555 timer running at about 8 kHz (this 
speed is not critical). The counters are cleared on power up and start 
counting up until the thineenth bit is set. This bit signals the logic 
that the counter has counted from OOOOH to lFFFH, which is the 
address space of the program memory. The bit stops the counting, 
disables the 74LS241 latches from the address bus, and disables the 
EPROM from the circuit. At this time, the RAM has been fully loaded 
from the EPROMs and contains the program that was originally 
stored in the EPROMs. The TMS320C25 is also enabled by the 
thirteenth bit and starts executing the program from the faster RAM. 
17 
The TMS320C25 has a signal DS, which is low when the 
processor is trying to access data memory and the address is valid. 
This signal is used as a latch pulse to the 74F573 to latch the address. 
Two 74F545 bidirectional latches use the DS signal and the 
read/write signal to enable and set the direction of data transfer. 
These latches also serve as buffers to the processor. The TMS320C25 
also uses a PS signal to access program memory. The PS signal is 
used to enable the output from the RAMs. The entire microprocessor 
module circuit is shown in Figures 2.14 and 2.15. 
2.5 Digital-to-Analog Module 
The D/ A module consists of an addressing circuit, data 
decompression circuit, and digital-to-analog converter. Also residing 
on the D/A module is the clock circuitry. There are two different 
clock circuits on the board: a crystal clock and an oscillator clock. 
There is also some analog processing circuitry on the output of the 
digital-to-analog converter. 
The addressing circuit is identical to the one on the A!D
module. The system clock is fed through a T flip-flop to produce a /2 
clock. Four 74F161 counters are wired in a 16-bit counter 
configuration and incremented by the /2 clock. The counters are 
cleared during vertical retrace to OOOOH. 
The address locates a unique 16-bit word in the memory. The 
word is then decompressed into two 8-bit bytes. Two 7 4F573 
latches are used, both latch simultaneously onto the 16-bit word. 
The output enables are then used to transfer one 8-bit byte to the 
digiial-to-analog converter every system clock rising edge. The 
output of the data decompress circuit is ANDed with the vertical 
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retrace clock. On vertical retrace, no valid data are present. The 
AND function forces the data input to the converter to be all zeros, 
which is the desired value. Fairchild Fast 7 4F08 two input AND gates 
are used. 
The digital-to-analog converter is the Signetics PNA75!8, 
which can operate at speeds up to 30 MHz. There is a reference 
voltage on pin 9, which sets the maximum output voltage and is user 
adjustable. At the output, a passive low-pass filter is used to smooth 
any ringing or edges from the conversion process. A Harris HA-2541 
op-amp is wired in a voltage follower configuration to provide full 
bandwidth [ I OJ. 
Two clock circuits are also on the D/A module. A 74LS624 
voltage controlled oscillator (VCO), which has a maximum output 
frequency of 20 MHz, is used to provide a range of clock frequency. 
The VCO can be user adjusted to provide the desired clock frequency. 
The other clock circuit is a crystal clock oscillator running at 12 MHz. 
The 12 MHz output is divided by 2 twice to provide both a 6 MHz 
and 3 MHz very stable clock frequency. A crystal circuit will be used 
in the final version of the DVS. The entire D/A module circuit is 
shown in Figure 2.16. 
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Figure 2.7 74F623 Function Table [11] 
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3. SOFTWARE
3.1 Software Requirements 
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The microprocessor module is connected to a different storage 
unit every l/60th of a second. Therefore, the algorithm must finish 
execution in this time frame. The processor is currently running at 5 
million instructions per second (MIPS), which allows for about 
80,000 instructions per time frame. Obviously time-consuming 
algorithms such as fast Fourier transforms and edge detection cannot 
be used in the current setup. When the third generation of TMS320 
processors (TMS32030) becomes available, it will be possible to 
explore more complex algorithms. 
The main requirement of any DVS routine is to run the 
algorithm in the specified time frame. The routine must check 
continually the external pin BIO on the TMS320C25. When the 
signal on this pin falls low. it signals the end of the current field and 
the program must set up for the new field. Any progra�ust have 
this basic format: run the algorithm while checking the BIO pin. 
and when the signal becomes low, reset the algorithm and start it 
again. 
3.2 Window Program 
An algorithm that writes a block of any width and any length 
to any area of the screen has been developed and tested. The 
intensity and color of the window can be changed. The entire 
program listing is shown in the Appendix. 
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The window program starts by initializing variables for the 
processor, such as the temporary storage set to internal block B 1. 
Also an external flag is reset for debugging purposes and the 
processor is set in magnitude mode, as opposed to two's complement. 
In other words, the DVS works with magnitudes only; no signed 
numbers are used. The program then stores a flag in internal 
memory used to specify an odd or even field used in interlaced 
video. After the initialization is done, the basic algorithm is started, 
which locates the proper point in the storage unit and writes a 
specified value to that point. The algorithm locates the left-hand 
side of the box and writes the value for the entire width specified. 
The next line is found and the width is written again. This process 
continues until the entire box is complete. The program checks the 
BIO pin until it falls and then updates the odd/even flag and starts 
all over. The flow chart for the example program is shown in Figure 
3.1. 
ODO IE. ll'E,.,
... '-'I, 
l,,4Lc.."!L&\IE 
PtXl!'L. .. 
Figure 3.1 Flow Chart 
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4. CONCLUSIONS
The hardware and software of the DYS are completely built 
and tested as described in this thesis. The DYS is fully functional 
using standard NTSC color video. The future of the DYS rests in 
further software developments. Any video effect desired can be 
programmed into the DYS as long as it executes in l/60th of a 
second. Future hardware modification could be used to update the 
DYS. The addressing space can be doubled by using the XF pin as a 
seventeenth address line. With increased storage space, the 
sampling rate can also be doubled resulting in better reproduction. 
The increase in sampling rate will also double the processing speed 
required. A TMS32030 could replace the TMS320C25 to handle that 
requirement. A user-controlled, input/output device would also 
make the DVS more user friendly. Further hardware developments 
would include moving the design to printed circuit boards for greater 
noise immunity. 
The goal of developing a tool for digital video processing has 
been achieved, thereby contributing to the learning activity of ADSL 
in this area. The author believes the DYS can do for video processing 
what computers did for word processing. 
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APPENDIX: PROGRAM LISTING 
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ot, thE TMS t:h.1.p. 
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